Benchmarking Large Language Models for Automated Verilog RTL Code Generation

S. Thakur, B. Ahmad, Z. Fan, H. Pearce, B. Tan, R. Karri, B. Dolan-Gavitt, S. Garg
Jan 1, 2023
DOI URL