Benchmarking Large Language Models for Automated Verilog RTL Code Generation

Publication
Proceedings -Design, Automation and Test in Europe, DATE